Thick silicon nitride blocks embedded in silicon wafers were recently proposed as a substrate for RF devices. In this paper we show that deep trenches filled with silicon nitride-having thin slices of monocrystalline silicon in between-already result in a significantly improved RF behavior. Measurement results are presented on RF coplanar waveguides using solid silicon nitride blocks and silicon nitride filled trenches with various dimensions and orientations with respect to the transmission line. A clear difference exists between trenches parallel and perpendicular to the transmission line due to the different associated loss mechanisms. S-parameter measurements on the coplanar waveguides show an improvement of the transmission losses at 4 GHz from 3.5 dB mm −1 on a standard silicon substrate to 0.7 dB mm −1 on silicon nitride filled trenches and 0.2 dB mm −1 on a solid silicon nitride block. In this way, an RF performance very close to dedicated glass substrates such as AF45 is obtained (with transmission losses of 0.1 dB mm −1 at 4 GHz).
Introduction
The enormous growth of wireless and portable applications has led to a strong demand for high-performance monolithic low-cost passive components in RF and microwave integrated circuits (ICs) [1] . However, some traditional microwave passive components such as transmission lines and filters are difficult to integrate on the same chip with the RF and microwave circuits due to the high substrate losses associated with standard low-resistivity CMOS-grade silicon substrates. As a result, most RF and microwave components are realized on special substrates such as AF45 glass [1] [2] [3] or quartz [4] . Several techniques have been developed to allow the realization of low-loss RF devices on standard silicon. These techniques include the use of thick silicon dioxide layers [5, 6] and dielectric layers such as polyimide [7] and benzocyclobutene [8] , the use of polysilicon patterned ground shields [9] , the use of silicon bulk micromachining to remove the substrate locally under the RF components [10] [11] [12] and the use of surface-micromachined suspended metal structures at a distance of several tens of micrometers above the silicon surface [13, 14] . However, all these techniques impose restrictions on the device structures that can be realized.
The best results are obtained with freely suspended structures [10] [11] [12] [13] [14] , but such free hanging structures are rather delicate, vulnerable to shocks and vibration and difficult to package. Recently, a new technique was proposed in which the silicon substrate is locally replaced by silicon-rich silicon nitride (SiRN) [15] , which has very good RF properties (tan δ = 5-9 × 10 −4 ). This process could be performed as a pre-CMOS process, i.e. before performing the regular CMOS process in order to obtain monolithic integration of RF devices with CMOS circuits. In this paper we present measurement results on coplanar waveguides (CPWs) realized on two types of SiRN blocks, as illustrated in figure 1: solid blocks as presented in [15] and Si/SiRN blocks consisting of alternating plates of silicon nitride and monocrystalline silicon. The latter results, of course, in significantly higher losses, but for many applications the obtained losses may still be acceptable. The fabrication process is much more straightforward than in the case of solid SiRN blocks; it consists basically of etching trenches by deep reactive ion etching (DRIE) followed by refilling of the trenches by LPCVD SiRN. Several test wafers have been processed with various depths of the trenches refilled by silicon nitride. Low-stress, silicon-rich silicon nitride [15] [16] [17] (SiRN) is used in order to minimize the curvature of the silicon wafer due to residual tensile stress. The effectiveness of the technique was evaluated by measuring the RF losses on 1 µm thick and 1 mm long CPWs made of aluminum with 30 µm gap, 90 µm wide central line and 700 µm wide ground line, which were realized on top of the SiRN blocks. Our measurement results show that the losses are strongly dependent on the direction of the trenches with respect to the coplanar waveguide. The lowest losses are obtained for trenches parallel to the direction of the waveguide, while trenches perpendicular to the waveguide result in the largest losses. Blocks consisting entirely of SiRN result in performance levels very close to dedicated RF substrates such as AF45 glass.
Fabrication
In [15] we proposed to use solid SiRN blocks as a substrate for RF devices. Here, we will briefly review the fabrication process for these solid blocks and for blocks consisting of alternating plates of Si and SiRN. Both types of blocks are basically created by refilling deep, etched trenches by silicon nitride, exploiting the almost perfect conformal step coverage of low pressure chemical vapor deposition (LPCVD). By using this technique, a layer of dielectric material, with the thickness determined by the depth of the trenches (tens of micrometers), can be created. The process was successfully tested on two types of silicon wafers with 1 0 0 and 1 1 0 crystal orientation. The only difference is in the etching of silicon: in 1 1 0 wafers the silicon crystal orientation can be • with respect to the cross section).
exploited to etch deep trenches by anisotropic wet chemical etching, e.g. by TMAH or KOH; in standard 1 0 0 wafers this is not possible and deep reactive ion etching (DRIE) was used.
Si/SiRN block
The Si/SiRN block can be considered as the first step toward a complete solid SiRN block. Nevertheless, optimization in the designs regarding orientation with respect to the CPW, trench depth and width ratio between Si and SiRN plates already results in acceptable losses for many RF applications. Figure 2 shows a summary of the fabrication process. The process starts with the deposition of a thin layer of silicon nitride (100 nm). This layer is patterned by DRIE using photoresist as a mask, creating a large number of parallel rectangles. The width and spacing between the rectangles are in the order of 2 µm. Next, deep trenches are created by anisotropic etching of the silicon substrate. Then, the silicon nitride layer, which acted as a mask, is removed using DRIE, and a new silicon nitride layer is deposited by LPCVD.
Due to the excellent conformal step coverage during LPCVD deposition, the trenches are completely filled by a deposition of 1 µm of silicon nitride. Then, a 1 µm thick aluminum layer is deposited by sputtering and patterned to create a 1 mm long CPW which will be used to characterize the RF properties of the Si/SiRN substrate. The dimensions of the CPW are indicated in figure 1 .
Three different parameters were tuned in order to study their influence on the RF characteristics. Firstly, two different relative orientations of the plates with respect to the CPW lines were fabricated: parallel and perpendicular (see figure 3) . Secondly, the ratio of the widths of the Si and SiRN plates was varied. Figure 4 (a) shows a Si/SiN block with 2.2 µm wide Si and 1.8 µm wide SiRN plates, and figure 4(b) shows a block with 1.5 µm wide Si and 2.5 µm wide SiRN plates. In both cases, the total thickness of the block is 27 µm. From the pictures, it can be observed that due to a slightly negative profile resulting from the anisotropic etching of the silicon, the trenches are wider at the bottom than at the top. This resulted in vacuum cavities at the bottom of the trenches (see figure 5 (b)), since the top level was first closed by silicon nitride (see figure 5(a) final result is completely stable and vacuum has perfect RF properties.
Finally, the third parameter that was varied was the trench depth. Blocks with a thickness of 37 µm and consisting of 2.5 µm wide SiRN and 1.5 µm wide Si plates were fabricated (see figure 6) . A comparison of measurement results obtained in these blocks with those obtained on 27 µm thick blocks ( figure 4(b) ) allows studying the relation between losses and block thickness.
Complete SiRN block
The fabrication process for complete SiRN blocks starts with a Si/SiRN block as shown in figure 7 . First, patterning of the top silicon nitride layer by DRIE is performed in order to gain access to the silicon that is still located between the refilled trenches. This silicon is then removed, creating trenches separated by SiRN walls. In the case of 1 1 0 wafers, • with respect to the crystal orientation of the wafer. In that case, thanks to the very low etching speed in the 1 1 1 direction, deep trenches are possible without significant underetch at the end of the trenches. We used this option for our 1 0 0 test samples because of its simplicity and its very high selectivity with respect to silicon nitride. Figure 8 shows a SEM picture of the result obtained at this point, where 2 µm wide silicon nitride plates stand freely with a space in between 2 µm.
Trenches are then refilled again by LPCVD SiRN, resulting in the complete solid SiRN block. A CPW is again fabricated on top of the block for characterization of the RF performance. A SEM picture showing the cross section of a 15 µm thick complete SiRN block is shown in figure 9 . We see that there is no silicon remaining inside the treated area, resulting in a region where silicon nitride is embedded in the wafer with the thickness determined by the depth of the trenches created in the substrate. We can also see that the vacuum cavities inside the refilled trenches are slightly smaller than in the Si/SiRN blocks. This is due to the fact that the etching of silicon nitride before the second refilling step also opens the vacuum cavities. Therefore, a thin additional layer of SiRN is deposited in these cavities during the second refill step.
Also, 45 µm thick complete SiRN blocks were fabricated in order to study the effect of the block thickness on the RF performance of the substrate. The pictures in figure 10 show a typical result. We clearly see that some of the trenches are not filled, although silicon nitride is completely closed at the wafer surface. Apparently some of the SiRN plates were sticking to each other during the second refilling step. In the close-up of figure 10(b) , we see that thin plates of silicon remained inside the block. This is probably caused by too short etching of SiRN in the second step in figure 7 . As a result, some SiRN remained at the edges of the trenches, which acted as a mask during the anisotropic etching of silicon. This problem could have been avoided by using isotropic etching of silicon. Nevertheless, the remaining silicon plates are very thin, and not much influence on the RF properties of the block is expected. 
Measurement results
In order to characterize the RF behavior of the SiRN blocks, S-parameter measurements up to 4 GHz were performed on 1 µm thick and 1 mm long aluminum CPWs.
Si/SiRN block
Three different parameters of the Si/SiRN block design were varied. Figure 11 shows the insertion loss measured on 1 µm thick CPW fabricated on top of a 27 µm thick 2.2/1.8 µm Si/SiRN block for two different plate orientations with respect to the CPW lines (parallel and perpendicular) together with the measurement results obtained on low-resistivity silicon without any treatment and AF45 substrate (dedicated glass for RF applications). As can be seen, for the case of Si/SiRN plates perpendicular to the CPW lines, transmission losses are reduced approximately 1 dB mm −1 at 4 GHz with respect to the low-resistivity silicon. Furthermore, when the orientation of the plates is parallel to the CPW lines, a further reduction of 0.5 dB mm −1 is obtained, resulting in total transmission losses of 1.3 dB mm −1 at 4 GHz. The reduction of the RF losses is obtained although the amount of silicon removed under the transmission line is the same in both cases. This indicates that the losses due to the electric field (which induces currents perpendicular to the CPW) are much larger than the losses associated with the magnetic field (which induces currents parallel to the CPW). Figure 12 shows the measurement results on Si/SiRN blocks with two different relative plate widths, but same thickness (27 µm) and orientation with respect to the CPW lines (parallel). As can be observed from figure 12, lower losses are obtained for the case where a higher amount of silicon is replaced by SiRN. While 1.3 dB mm −1 losses are obtained at 4 GHz for a 2.2/ 1.8 µm Si/SiRN block, a further improvement of 0.5 dB mm substrate, minimization of the amount of silicon below the CPW will improve the RF characteristics of the circuit. Nevertheless, a further increase of the SiRN width was not possible, since the silicon plates left would become too weak and would collapse on each other, making the deposition of the SiRN impossible. Figure 13 shows the measurement results of two Si/SiRN blocks with two different thicknesses, 27 and 37 µm. A little improvement is obtained for the thicker Si/SiRN block, reducing the transmission losses at 4 GHz from 0.8 dB mm −1 obtained on the 27 µm thick block to 0.7 dB mm −1 measured for the case of 37 µm. It can be concluded that a further increase of the thickness of the block has a small influence on the total transmission losses for a Si/SiRN block. Most probably the dominant loss mechanism is not due to the untreated silicon below the Si/SiRN block, but due to the remaining silicon in between the SiRN plates. Nevertheless, reasonably good RF properties are reported at this point, which may already be acceptable for many applications. and only 0.2 dB mm −1 when the thickness is increased to 45 µm. Therefore, it can be concluded that, contrary to what we observed for the Si/SiRN blocks, there is a very strong relation between the thickness of complete SiRN blocks and losses. Although further improvement of the RF properties of the substrate could be expected for even thicker SiRN blocks, the problems already encountered in the fabrication of the 45 µm thick blocks require a further development of the etching process first. Nevertheless, the losses reported in figure 14 are already very close to the dedicated glass substrate (0.1 dB mm −1 at 4 GHz for AF45). The measured RF properties are good enough for most of the RF applications, with the advantage of using a much cheaper substrate that allows much more freedom in processing, easier packaging and even monolithic integration with CMOS electronics.
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Complete SiRN block
To study the improvement of the RF properties of a CPW in relation to the area where the silicon is replaced by SiRN, 15 µm thick blocks with different total widths were fabricated and measured (see figure 15) . Measurement results obtained for three different total widths of the blocks, 50, 100 and 900 µm are shown in figure 16 . As could be expected, losses decrease with the increasing width of the silicon nitride block. However, the large improvement obtained by increasing the width from 50 to 100 µm, which is still only slightly larger than the width of the signal line, is remarkable. Compared to this, a further increase to 900 µm only gives a marginal improvement. Apparently, having a good dielectric at the edge of the signal line, where the electric field is the strongest, has the most influence.
Conclusions
A technique to improve the RF properties of low-resistivity silicon wafers based on the refilling of deep trenches with SiRN has been presented. Using this technique, areas can be created in the silicon wafer where the RF signals do not suffer from high losses normally associated with standard low-resistivity silicon substrates. Two different approaches have been proposed, Si/SiRN blocks and complete SiRN blocks. The most relevant results presented are summarized in figure 17 . In the case of Si/SiRN blocks, the bulk silicon of the wafer is replaced only partially, creating alternating plates of Si and SiRN. Optimization of the block orientation with respect to the CPW and the width ratio between the Si and SiRN plates was performed in order to minimize transmission losses. As a result, 0.7 dB mm −1 transmission losses at 4 GHz are reported, showing a relevant improvement with respect to the untreated low-resistivity silicon where 3.5 dB mm −1 at 4 GHz was obtained. The best results were obtained for complete SiRN blocks, where the silicon material is completely replaced by SiRN. Two different thickness, 15 and 45 µm, were fabricated, and transmission losses of 0.45 and 0.2 dB mm −1 at 4 GHz respectively were reported. In this way, the RF performance close to dedicated glass substrates such as AF45 (0.1 dB mm −1 at 4 GHz) is obtained.
